

## A1 COMPUTER FUNDAMENTALS · A1.1

# Computer hardware and operation

The CPU, the **fetch, decode, execute** cycle, the memory hierarchy, secondary storage, compression, and cloud services. Standard level, with one HL note on **pipelining**.

## 01 Inside the CPU

<b>ALU</b>	Arithmetic and logical operations.
<b>CU</b>	Decodes instructions, runs the cycle.
<b>IR</b>	Holds the <b>current</b> instruction.
<b>PC</b>	Holds the address of the <b>next</b> instruction.
<b>MAR · MDR</b>	Address register and data register.
<b>AC</b>	Holds intermediate ALU results.

## 02 Buses

<b>Control</b>	CU signals. Read, write, interrupt, timing.
<b>Data</b>	The bits themselves. Bidirectional.
<b>Address</b>	CPU to memory only.

## 03 CPU vs GPU

### ● CPU

Few powerful cores. Sequential and branching work. Low latency.

### ● GPU

Thousands of simpler cores. SIMD parallel work. High throughput.

## 04 Fetch · Decode · Execute

### 01

#### Fetch

PC sends the next address into the MAR. The instruction is loaded into the IR via the MDR. The PC then increments.

### 02

#### Decode

The CU reads the IR, splits it into opcode and operands, and wires the correct registers into the ALU.

### 03

#### Execute

The ALU performs the operation. The result is written back to a register or to RAM. Cycle repeats.

**05 Primary memory**

<b>Registers</b>	~0.3 ns
<b>L1 cache</b>	~5 ns · 32–256 KB
<b>L2 cache</b>	~7 ns · up to 16 MB
<b>L3 cache</b>	~25 ns · up to 32 MB
<b>RAM</b>	~80 ns · gigabytes
<b>ROM</b>	non-volatile · BIOS

**06 Secondary memory**

<b>HDD</b>	Spinning magnetic platters. Cheap and roomy.
<b>SSD</b>	NAND flash, no moving parts. Faster, pricier.
<b>eMMC</b>	Flash on board. Budget mobile devices.
<b>Optical</b>	Pits and lands, read by laser.
<b>USB / SD</b>	Portable NAND flash.
<b>NAS</b>	Network-shared storage, often RAID.

**07 Compression**

● **Lossless**

Reversible. Removes **redundancy**. ZIP, PNG, RLE.

● **Lossy**

**Irreversible**. Discards perceptual detail. JPEG, MP3.

**RLE** AAAAA becomes 5A.

**Transform** DCT to the frequency domain (JPEG, MP3).

**08 Cache hit and miss**

<b>Hit</b>	The CPU finds the data near it. Very fast.
<b>Miss</b>	Forces a slower trip down the memory hierarchy.
<b>Prefetch</b>	CPU loads predicted data into cache early.
<b>Locality</b>	Spatial and temporal. Why prefetching works.

**09 Cloud services · control rises as you move down**

<b>SaaS</b>	Ready-to-use software in a browser. Gmail, Google Docs, Notion. You bring the data; the provider runs everything else.	<b>LEAST CONTROL</b>
<b>PaaS</b>	A hosted environment for building, deploying, and running your own apps. Database, runtime, and scaling are handled.	<b>MID CONTROL</b>
<b>IaaS</b>	Raw virtualised servers, storage, networking. AWS EC2, Azure VMs. You install the OS; you pay for what you provision.	<b>MOST CONTROL</b>

## FINAL PASS BEFORE THE EXAM

## Rapid exam tips

Eight things that lose marks in Paper 1 if you slip on them. Skim before you walk in.

### 01

The **PC** stores the address of the **next** instruction. The **IR** stores the **current** one. Never the same register.

### 02

**MAR** carries addresses, **MDR** carries data. The address bus and data bus follow the same split outside the CPU.

### 03

All cache levels are **volatile**. So is RAM. Only ROM and secondary storage survive a power-off.

### 04

A GPU is faster **only on parallel** tasks. CPUs still win on branching, sequential work.

### 05

Pipelining never speeds up a single instruction. It overlaps stages to raise **throughput**.

### 06

Lossless removes **redundancy**, not detail. Lossy is **irreversible**, never use it on source masters.

### 07

Cloud control order: **IaaS > PaaS > SaaS**. The convenience order is the reverse.

### 08

When describing the cycle, name **PC, MAR, MDR, IR, ALU** and where each phase reads or writes them.